Astera Labs tuyển dụng

Job Descriptions:

  • Basic knowledge of Verilog/SystemVerilog (UVM is a plus)
  • Basic understanding of digital design concepts
  • Logical thinking and problem-solving skills
  • Positive attitude and willingness to learn
  • Able to communicate in English (both spoken and written)

Deadline: 20.05.2026